

FIG. 1

2/11



FIG. 2



FIG. 3




FIG. 4

S = 0 0 1 1 1 0 0 0

W0	W1	W2	W3	W4	W5	W6	W7
----	----	----	----	----	----	----	----

[GROUP 0] [GROUP 1] [GROUP 2]

S = 0 1 0 1 0 1 0 1

W0	W1	W2	W3	W4	W5	W6	W7
[G0]	[G1]	[G2]	[G3]	[G4]	[G5]	[G6]	[G7]

63	59	56		0
P	S	INSTRUCTION		
4	3	57		

FIG. 6




FIG. 7




FIG. 8




FIG. 9

FROM FIGURE 9




FIG. 10

INSTRUCTION WORD PATHS




FIG. 11

9/11




FIG. 12

CLOCK 1 — ALU ALU LOAD STORE

CLOCK 2 — LOAD FP FP

CLOCK 3 — BRANCH

FIG. 13

The diagram illustrates a 10/11 architecture. On the left, an **I-CACHE 32 KB (512 FRAMES) 2-WAY SET-ASSOCIATIVE** is connected to a vertical array of 8 frames labeled **I0** through **I7**. A **TEST PORT** is connected to the bottom of this array. Above the I-Cache, a **GROUP IDS** register (bits 17-10) and a **PC** register (bits 3-2) are shown. The **GROUP IDS** register feeds into an **ENABLE INSTRUCTIONS** block, which also receives an 8-bit input. The **ENABLE INSTRUCTIONS** block outputs to a **PIPE IDS** register (bits 17-10). The **PIPE IDS** register feeds into a vertical array of 8 **8:1 MUX EXP** blocks, labeled **0** through **7**. Each MUX block has 8 inputs from the **PIPE IDS** register and 1 output to an **EXP** block. The **EXP** blocks are labeled **0** through **8**. The **EXP** blocks are connected to a **PORT VALID 0** signal. The **PORT VALID 0** signal is connected to an **NHOLD** signal. The **EXP** blocks are also connected to a **TEST PORT**. The **EXP** blocks are connected to a **PORT VALID 0** signal. The **PORT VALID 0** signal is connected to an **NHOLD** signal. The **EXP** blocks are connected to a **PORT VALID 0** signal. The **PORT VALID 0** signal is connected to an **NHOLD** signal.

FIG. 14




FIG. 15